EETOP 创芯网论坛 (原名：电子顶级开发网) 返回首页

cuttlefish的个人空间 https://blog.eetop.wang/verification [收藏] [复制] [分享] [RSS]

日志

SystemVerilog Publications!

已有 1873 次阅读 2008-10-20 15:59 |个人分类:IC设计

Systemverilog Publications

The Art of Verification with SystemVerilog Assertions
A Pragmatic Approach to VMM Adoption
SystemVerilog for Verification
Writing Testbenches Using SystemVerilog
The Verification Methodology Manual for SystemVerilog
A Practical Guide for SystemVerilog Assertions
SystemVerilog Assertions Handbook
SystemVerilog 3.1a Accellera's extensions to Verilog
SystemVerilog Golden Reference Guide
SystemVerilog For Design: A Guide to Using SystemVerilog for Hardware Design and Modeling (Japanese Version)
SystemVerilog For Design: A Guide to Using SystemVerilog for Hardware Design and Modeling
The following publications can be ordered directly from the IEEE at http://shop.ieee.org
1364-2001 IEEE Standard for Verilog Hardware Description Language
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
1800-2005 IEEE Standard for System Verilog: Unified Hardware Design, Specification and Verification Language

收藏分享邀请举报

全部作者的其他最新日志

评论 (0 个评论)

facelist

您需要登录后才可以评论登录 | 注册

cuttlefish

0
周排名
0
月排名
0
总排名
0
关注
1
粉丝
0
好友
2
获赞
7
评论
328
访问数

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号京公网安备11010502037710 )

GMT+8, 2026-6-7 12:15 , Processed in 0.035824 second(s), 14 queries , Gzip On, Redis On.

eetop公众号

创芯大讲堂

创芯人才网

返回顶部